

Yasmin Samy

lec 4

ch b

Sheet #6 - Co

Computer Architecture

Sheet (6)

- 6.1 Consider the binary numbers in the following addition and subtraction problems to be signed, 6-bit values in the 2's-complement representation. Perform the operations indicated, specify whether or not arithmetic overflow occurs, and check your answers by converting operands and results to decimal sign-and-magnitude representation.

(a)	110111	010101	(d)
	+111001	+101011	
(b)	111110	100001	(e)
	-100101	-011101	
(c)	000111	011010	(f)
	-111000	-100010	

- 6.9 Show that the logic expression $c_n \oplus c_{n-1}$ is a correct indicator of overflow in the addition of 2's-complement integers, by using an appropriate truth table.

- 6.10 (a) Design a 64-bit adder that uses four of the 16-bit carry-lookahead adders shown in Figure 6.5 along with additional logic to generate c_{16} , c_{32} , c_{48} , and c_{64} , from c_0 and the $G_i^{(1)}$ and $P_i^{(1)}$ variables shown in this figure. What is the relationship of the additional logic to the logic inside each lookahead circuit in the figure?

- (b) Show that the delay through the 64-bit adder is 12 gate delays for s_{63} and 7 gate delays for c_{64} , as claimed at the end of Section 6.2.1.

- (c) Compare the gate delays to produce s_{31} and c_{32} in the 64-bit adder of part (a) to the gate delays for the same variables in the 32-bit adder built from a cascade of two 16-bit adders, as discussed in Section 6.2.1.

- 6.11 (a) How many logic gates are needed to build the 4-bit carry-lookahead adder shown in Figure 6.4?

- (b) Use appropriate parts of the result from Part (a) to calculate how many logic gates are needed to build the 16-bit carry-lookahead adder shown in Figure 6.5.

- 6.12 Show that the worst case delay through an $n \times n$ array of the type shown in Figure 6.6b is $6(n-1) - 1$ gate delays, as claimed in Section 6.3.

6.17 Multiply each of the following pairs of signed 2's-complement numbers using the Booth algorithm. In each case, assume that A is the multiplicand and B is the multiplier.

(a) $A = 010111$ and $B = 110110$

(b) $A = 110011$ and $B = 101100$

(c) $A = 110101$ and $B = 011011$

(d) $A = 001111$ and $B = 001111$

6.18 Repeat Problem 6.17 using bit-pairing of the multipliers.

6.19 Indicate generally how to modify the circuit diagram in Figure 6.7a to implement multiplication of signed, 2's-complement, n -bit numbers using the Booth algorithm, by clearly specifying inputs and outputs for the Control sequencer and any other changes needed around the adder and A register.

*) Using non-restoring division perform the operation $A \% B$ on the five bit numbers $A=10101$ and $B=00101$.

Sheet # 6

Solution

21 ← 11 011
3 ← 01

Chapter 6 – Arithmetic

6-bit signed

Answer

6.1. Overflow cases are specifically indicated. In all other cases, no overflow occurs.

010110 + 001001 ----- 011111	(+22) + (+9) ----- (+31)	101011 + 100101 ----- 010000 overflow	(-21) + (-27) ----- (-48)	111111 + 000111 ----- 000110	(-1) + (+7) ----- (+6)
011001 + 010000 ----- 101001 overflow	(+25) + (+16) ----- (+41)	110111 + 111001 ----- 110000	(-9) + (-7) ----- (-16)	010101 + 101011 ----- 000000	(+21) + (-21) ----- (0)

010110 - 011111 ----- 111110	(+22) - (+31) ----- (-9)	010110 + 100001 ----- 110111	(-21) + (-27) ----- (-48)
111110 - 100101 ----- 011001	(-2) - (-27) ----- (+25)	111110 + 011011 ----- 011001	(-9) + (-7) ----- (-16)

100001 - 011101 ----- 000100 overflow	(-31) - (+29) ----- (-60)	100001 + 100011 ----- 000100 overflow	(-31) + (-27) ----- (-58)
---	------------------------------------	---	------------------------------------

111111 - 000111 ----- 111000	(-1) - (+7) ----- (-8)	111111 + 111001 ----- 111000	(-1) + (-7) ----- (-8)
---------------------------------------	---------------------------------	---------------------------------------	---------------------------------

000111 - 111000 ----- 011111	(+7) - (-8) ----- (+15)	000111 + 001000 ----- 001111	(+7) + (+8) ----- (+15)
---------------------------------------	----------------------------------	---------------------------------------	----------------------------------

011010 - 100010 ----- 111000 overflow	(+26) - (-30) ----- (+56)	011010 + 011110 ----- 111000 overflow	(+26) + (+30) ----- (+56)
---	------------------------------------	---	------------------------------------

-9 ↓ 9 ↓ 001001 ↑ (110111) ₂₅	-21 ↓ 21 ↓ 010101 ↑ (101011) ₂₅	-31 ↓ 31 ↓ 011111 ↑ (100001) ₂₅
--	--	--

-27 ↓ 27 ↓ 011011 ↑ (100101) ₂₅	+22 ↓ 16 8 4 2 1 (0 10110) ₂₅
--	---

10000 ↓ 16 8 4 2 1 0 1 0 0 0 ↓ 16 ↓ -16	01011 ↓ 16 8 4 2 1 0 1 0 1 1 ↓ 21 ↓ -21
--	--

www.elsolucionario.net

16 8 4 2 1
0 1 1 0 0 1
↓
+ (16+8+1) = +25
16 8 4 2 1
0 0 0 1 1 1
↓
+ 7 = (1+2+4)

-3-

Sheet # 6

6.1

$$\begin{array}{r} 111011 \\ + 111001 \\ \hline 110000 \end{array} \quad \begin{array}{l} (-9) \\ (-7) \\ -16 \end{array}$$

$$\begin{array}{r} 01001 \\ 10101 \\ \hline 00000 \end{array} \quad \begin{array}{l} (+21) \\ (-21) \\ (0) \end{array}$$

$$\begin{array}{r} 11110 \\ - 10010 \\ \hline 11110 \end{array} \quad \begin{array}{l} (-2) \\ (-27) \\ (+25) \end{array}$$

$$\begin{array}{r} 11110 \\ + 01011 \\ \hline 011001 \end{array} \quad \begin{array}{l} (16+8+1) \\ (25)_2 \end{array}$$


$$\begin{array}{r} 11110 \\ \downarrow 215 \\ 000010_2 \\ \downarrow 2 \\ (-2)_{10} \end{array} \quad \begin{array}{r} 10010 \\ \downarrow 225 \\ 011011 \\ \downarrow 16+8+2+1 \\ (-27)_2 \end{array}$$

$$\begin{array}{r} 100001 \\ - 011101 \\ \hline 100001 \end{array} \quad \begin{array}{l} (-31) \\ (+215) \\ (-29) \\ (-60)_{10} \end{array}$$

overflow

$$\begin{array}{r} 100001 \\ \downarrow 215 \\ 011111 \\ \downarrow 16+8+4+2+1 \\ (31) \\ \downarrow \\ (-31) \end{array} \quad \begin{array}{r} 100011 \\ \downarrow 215 \\ 011101 \\ \downarrow 16+8+4+1 = 29 \\ (-29) \end{array}$$

6-g



overflow occur:

When $\Rightarrow x_{n-1}$ & y_{n-1} are the same

1 0 \rightarrow carry \leftarrow 0 1

-ve [1] +ve [0]


-ve [1] +ve [0]

overflow \rightarrow [0]


overflow \rightarrow [1]

C_{n-1}	C_n	$C_{n-1} \oplus C_n$
0	0	0
0	1	1
1	0	1
1	1	0

\Rightarrow overflow



(a) Bit-stage cell



(b) 4-bit adder

Figure 6.4 4-bit carry-lookahead adder.

Continuing this type of expansion, the final expression for any carry variable is

$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_1 G_0 + P_i P_{i-1} \dots P_0 c_0 \quad [6.1]$$

Thus, all carries can be obtained three gate delays after the input signals X , Y , and c_0 are applied because only one gate delay is needed to develop all P_i and G_i signals,




Figure 6.5 16-bit carry-lookahead adder built from 4-bit adders (see Figure 6.4b).

Figure 6.5 shows a 16-bit adder built from four 4-bit adder blocks. These blocks provide new output functions defined as G_k^I and P_k^I , where $k = 0$ for the first 4-bit block, as shown in Figure 6.4b, $k = 1$ for the second 4-bit block, and so on. In the first block,

$$P_0^I = P_3 P_2 P_1 P_0$$

and

$$G_0^I = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

In words, we say that the first-level G_i and P_i functions determine whether bit stage i generates or propagates a carry, and that the second-level G_k^I and P_k^I functions determine whether block k generates or propagates a carry. With these new functions available, it is not necessary to wait for carries to ripple through the 4-bit blocks. Carry c_{16} is formed by one of the carry-lookahead circuits in Figure 6.5 as

$$c_{16} = G_3^I + P_3^I G_2^I + P_3^I P_2^I G_1^I + P_3^I P_2^I P_1^I G_0^I + P_3^I P_2^I P_1^I P_0^I c_0$$


The input carries to the 4-bit blocks are formed in parallel by similar shorter expressions. These expressions for c_{15} , c_{12} , c_8 , and c_4 , are identical in form to the expressions for c_4 , c_3 , c_2 , and c_1 , respectively, implemented in the carry-lookahead circuits in Figure 6.4b. Only the variable names are different. Therefore, the structure of the carry-lookahead circuits in Figure 6.5 is identical to the carry-lookahead circuits in Figure 6.4b. We should note, however, that the carries c_4 , c_8 , c_{12} , and c_{15} , generated internally by the 4-bit adder blocks, are not needed in Figure 6.5 because they are generated by the higher-level carry-lookahead circuits.

Now, consider the delay in producing outputs from the 16-bit carry-lookahead adder. The delay in developing the carries produced by the carry-lookahead circuits is

- 7 -

6.10

Review



4-bit with Carry Lookahead


fair in problem

$$\bar{P}_i = \bar{P}_0 \bar{P}_1 \bar{P}_2 \bar{P}_3$$

$$\bar{G}_i = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$


C_1, C_2, C_3, C_4 all are generated after 3 gate delays

Gate Delay $\leq C_4$



16-bit with Carry lookahead

using 4-bit carry lookahead



$$\bar{P} = \bar{P}_0 \bar{P}_1 \bar{P}_2 \bar{P}_3$$

$$\bar{G}_i = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$

Review

4-bit adder
carry Look ahead

$$C_{i+1} = G_i + G_i P_i \rightarrow (1)$$

Generate:

C_1, C_2, C_3, C_4 }
at the same time } 3 gate delays
using equation (1)
Generate \bar{P}_i, \bar{G}_i

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

$$P_i = x_i \oplus y_i$$

$$G_i = x_i y_i$$

$$\bar{P}_i = P_0 P_1 P_2 P_3$$

$$\bar{G}_i = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

$\bar{P}_i \rightarrow$ available after
1 gate delay

$\bar{G}_i \rightarrow$ available after
2 gate delay

- 4 -

16-bit - adder
carry look ahead
using 4 x 4 bit adder.

$$C_{i+1} = \bar{G}_i + G_i \bar{P}_i \rightarrow (2)$$

Generate:

C_4, C_8, C_{12}, C_{16} }
all at the same time } 5 gate delays
from equation (2)

$$C_4 = \bar{G}_0 + \bar{P}_0 C_0$$

$$C_8 = \bar{G}_1 + \bar{P}_1 \bar{G}_0 + \bar{P}_1 \bar{P}_0 C_0$$

$$C_{12} = \bar{G}_2 + \bar{P}_2 \bar{G}_1 + \bar{P}_2 \bar{P}_1 \bar{G}_0 + \bar{P}_2 \bar{P}_1 \bar{P}_0 C_0$$

$$C_{16} = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0 C_0$$

$$\bar{P}_i = \bar{P}_0 \bar{P}_1 \bar{P}_2 \bar{P}_3$$

$$\bar{G}_i = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$




$\bar{P}_i \rightarrow$ need {3} + 1 = 4 gate delays

$\bar{G}_i \rightarrow$ need {3} + 2 = 5 gate delays

∴ Both \bar{P}_i & \bar{G}_i will be
available after 5 gate delays

(a)

64-bit adder using 4*16 bit adder



$C_{i+1} = G_i + C_0 P_i$ → will generate $C_{16}, C_{32}, C_{48}, C_{64}$ By the same way as previous.

$$C_{16} = G_0 + P_0 C_0$$

$$C_{32} = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_{48} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_{64} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

all delays need


G_i, P_i → 5 gate delays.
 $C_0 P_i$ → 1 gate delays.
 $G_i + C_0 P_i$ → 1 gate delays
 -10- $C_{16}, C_{32}, C_{48}, C_{64}$ generate after → 7 gate delay.

⑥ as calculate previous in ⑤

$$C_{64} = 7 \text{ gate delays}$$

also $C_{16}, C_{32}, C_{48} \rightarrow$ generated after 7 gate delay

to calculate delay for S_{63}
inside the last Block



C_{48} — produced after —→

7 gate delay.

C_{60} — produced after —→
into the last 4 bit adder

2 more gate delays + 7 = 9

C_{63} — produced after —→
inside the 4-bit adder

2 more gate delays + 9 = 11


$$S_{63} = Z_{63} \oplus Y_{63} \oplus C_{63} \rightarrow \text{another 1 + gate delay for XOR}$$

$$= P_{63} \oplus C_{63}$$

$$= 12$$

- 11 -

© 64-bit adder using 2 * 32-bit adder.



Variables S_{31} & C_{32} produced after.

from (a) & (b) be :-

$C_{32} \rightarrow$ will be produced after 7 gate delay.
 $S_{31} \rightarrow$ will be produced after 12 gate delay.

as S_{63}

From 64 using 2 * 32-bit adder cascaded 16-bit

$C_{32} \rightarrow$ produced after 7 gate delays.
 $S_{31} \rightarrow$ after 10 gate delays.

Section 6.2.1

Problem (6.11)

Figure 6.4 (a) →

(a) # of gates needed to build 4-bit carry lookahead

From Figure 6.4 :-

	# of Unit	# of logic gates	
B-Cell →	4	3	$12 = 4 \times 3$
C_1	2	2	
C_2	3	3	
C_3	4	4	
C_4	5	5	19
$\bar{P}_0 = P_0 P_1 P_2 P_3$	1	1	Carry lookahead
$\bar{G}_0 = \dots$	4	4	
Total gate delays			31

(b) # of gates required for 16 bit using 4x 4-bit

■ We need 4 * 4 bit adder (a) = $4 \times 31 = 128$

■ Carry-lookahead Logic need = 19

total logic gates required = 143

■ We need to subtract logic gates

needed for $(C_4, C_8, C_{12}, C_{16})$ → Carry lookahead



C_8, C_{12} → $5 \times 4 = 20$
logic gates

■ Total needed gates = $143 - 20 = 123$ gates

-13- 2/9

$$\begin{array}{r}
 1101 \quad (13) \text{ Multiplicand } M \\
 \times 1011 \quad (11) \text{ Multiplier } Q \\
 \hline
 1101 \\
 0000 \\
 1101 \\
 1000 \\
 \hline
 10001111 \quad (143) \text{ Product } P
 \end{array}$$

(a) Manual multiplication algorithm



(b) Array implementation

Figure 6.6 Array multiplication of positive binary operands.

problem (6.12) c/v Sequential Multiplication

$$d(n) = 6(n-1) - 1$$

ex $\Rightarrow d(4) = 6 * (3-1) - 1 = 17$ gate delay

for :

1 \rightarrow first row = 1

(n-2) \rightarrow other rows = (n-2) * 4


n \rightarrow Last row = 2n

assume
 $d(\text{carry}) = 2$
 $d(\text{sum}) = 2$
 Using 2 xor

total delay needed = $1 + 4(n-2) + 2n$

$$= 1 + 4n - 8 + 2n = 6n - 7$$

$$d(n) = 6n - 6 - 1 = 6(n-1) - 1$$



delay

total delays = $2 + 1 + 2 + 1 + 2 + 1 + 2 + 2 + 2 + 2 = 17$ gate delays

6.14 The multiplication and division charts are:

$$\begin{array}{r} M \quad 00101 \\ \times \quad 10101 \\ \hline \end{array}$$

A Q

A × B:

	M		
	00101	20	
0	00000	10101	Initial configuration
C	A	Q	
0	00101	10101	1st cycle
0	00010	11010	
0	00010	11010	2nd cycle
0	00001	01101	
0	00110	01101	3rd cycle
0	00011	00110	
0	00011	00110	4th cycle
0	00001	10011	
0	00110	10011	5th cycle
0	00011	01001	
			product

$$\begin{array}{r} 000101 \\ 21 \overline{) 10101} \\ \underline{00000} \end{array}$$

A

A / B:

	A	Q	
	000000	10101	Initial configuration
	000101		
	- M		
shift subtract	000001	0 1 0 1	1st cycle
	111011		
	111100	0 1 0 1	
shift add	111000	1 0 1	2nd cycle
	000101		
	111101	1 0 1	
shift add	111011	0 1	3rd cycle
	000101		
	000000	0 1	
shift subtract	000000	1	4th cycle
	111011		
	111011	1	
shift add	110111	0 0 1	5th cycle
	000101		
	111100	0 0 1	
add	000101		
	000001		quotient
			remainder

Restoring division

note:-

$$\begin{aligned}
 0 &= 0 \leftarrow 0 \\
 -1 &= 1 \leftarrow 0 \\
 +1 &= 0 \leftarrow 1 \\
 0 &= 1 \leftarrow 1
 \end{aligned}
 \quad (2's M)$$

6.17. The multiplication answers are:

(a)

$$\begin{array}{r}
 010111 \\
 \times 110110 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 +23 \\
 \times -10 \\
 \hline
 -230
 \end{array}$$

$$\begin{array}{r}
 010111 \\
 \times 0-1+10-10 \\
 \hline
 0 \\
 11111111010001 \\
 00001010111 \\
 1111021001 \\
 \hline
 111100011010
 \end{array}$$

sign extension

(b)

$$\begin{array}{r}
 110011 \\
 \times 101100 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 -13 \\
 \times -20 \\
 \hline
 260
 \end{array}$$

$$\begin{array}{r}
 110011 \\
 \times -1+10-100 \\
 \hline
 0 \\
 0000001101 \\
 11110011 \\
 00011021 \\
 \hline
 000100000100
 \end{array}$$

sign extension

(c)

$$\begin{array}{r}
 110101 \\
 \times 011011 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 -11 \\
 \times 27 \\
 \hline
 -297
 \end{array}$$

$$\begin{array}{r}
 110101 \\
 \times +10-1+10-1 \\
 \hline
 0 \\
 00000010011 \\
 1111110101 \\
 000001011 \\
 111101011 \\
 \hline
 111011010111
 \end{array}$$

sign extension

(d)

$$\begin{array}{r}
 001111 \\
 \times 001111 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 15 \\
 \times 15 \\
 \hline
 225
 \end{array}$$

$$\begin{array}{r}
 001111 \\
 \times 0+1000-1 \\
 \hline
 111111110001 \\
 00001111 \\
 000011100001 \\
 \hline
 000011100001
 \end{array}$$

Both
1's
0110110
+10-1+10-1
↓ ↓ ↓
+2 -1 -1

+1 → M
-1 → 2's M
+2 → 2's M
-2 → 2's M
and 1's M
0 → 00000000

to shift left

-17-

← 0

6.18. The multiplication answers are:

(a)
$$\begin{array}{r} 010111 \\ \times 110110 \\ \hline \end{array}$$

Handwritten work shows the following steps:

$$\begin{array}{r} 1 \quad 0 \quad 1 \quad 1 \quad 1 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 0 \quad -1 \quad +1 \quad 0 \quad -1 \quad 0 \\ \hline -1 \quad +2 \quad -2 \end{array}$$

$$\begin{array}{r} 010111 \\ -1 \quad +2 \quad -2 \\ \hline 111111 \quad 1010010 \\ 0000 \quad 0101110 \\ \hline 11111021001 \\ \hline 111100011010 \end{array}$$

(b)
$$\begin{array}{r} 110011 \\ \times 101100 \\ \hline \end{array}$$

Handwritten work shows the following steps:

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ -1 \quad +1 \quad 0 \quad -1 \quad 0 \quad 0 \\ \hline -1 \quad -1 \quad 0 \end{array}$$

$$\begin{array}{r} 110011 \\ -1 \quad -1 \quad 0 \\ \hline 0000 \quad 0001101 \\ 0000 \quad 011101 \\ \hline 000100000100 \end{array}$$

(c)
$$\begin{array}{r} 110101 \\ \times 011011 \\ \hline \end{array}$$

Handwritten work shows the following steps:

$$\begin{array}{r} 1 \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ +1 \quad 0 \quad -1 \quad +1 \quad 0 \quad -1 \\ \hline +2 \quad -1 \quad -1 \end{array}$$

$$\begin{array}{r} 110101 \\ +2 \quad -1 \quad -1 \\ \hline 000000 \quad 0001011 \\ 0000 \quad 0001011 \\ \hline 111011010111 \end{array}$$

(d)
$$\begin{array}{r} 001111 \\ \times 001111 \\ \hline \end{array}$$

Handwritten work shows the following steps:

$$\begin{array}{r} 0 \quad 0 \quad 1 \quad 1 \quad 1 \quad 1 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 0 \quad +1 \quad 0 \quad 0 \quad 0 \quad -1 \\ \hline +1 \quad 0 \quad -1 \end{array}$$

$$\begin{array}{r} 001111 \\ +1 \quad -1 \\ \hline 1111111110001 \\ 00001111 \\ \hline 0000111100001 \end{array}$$

- 6.19. Both the A and M registers are augmented by one bit to the left to hold a sign extension bit. The adder is changed to an $n + 1$ -bit adder. A bit is added to the right end of the Q register to implement the Booth multiplier recoding operation. It is initially set to zero. The control logic decodes the two bits at the right end of the Q register according to the Booth algorithm, as shown in the following logic circuit. The right shift is an arithmetic right shift as indicated by the repetition of the extended sign bit at the left end of the A register. (The only case that actually requires the sign extension bit is when the n -bit multiplicand is the value $-2^{(n-1)}$; for all other operands, the A and M registers could have been n -bit registers and the adder could have been an n -bit adder.)

